“DESIGNING TCP/IP CHECKSUM FUNCTION FOR ACCELERATION IN FPGA”, NIJOTECH, vol. 29, no. 3, pp. 31–41, Mar. 2009, doi: 10.4314/njt.293.1038.